收藏本站
24AA01/24LC01B
3.0
FUNCTIONAL DESCRIPTION
4.4
Data Valid (D)
The 24XX01 supports a bidirectional, 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, while defining a
device receiving data as a receiver. The bus has to be
controlled by a master device which generates the
Serial Clock (SCL), controls the bus access and
generates the Start and Stop conditions, while the
24XX01 works as slave. Both master and slave can
operate as transmitter or receiver, but the master
device determines which mode is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of data
bytes transferred between the Start and Stop
conditions is determined by the master device and is,
4.0
BUS CHARACTERISTICS
theoretically, unlimited (although only the last sixteen
will be stored when doing a write operation). When an
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
overwrite does occur, it will replace data in a first-in
first-out (FIFO) fashion.
is not busy.
? During data transfer, the data line must remain
4.5
Acknowledge
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
defined (Figure 4-1).
Note:
The 24XX01 does not generate any
Acknowledge bits if an internal
4.1
Bus Not Busy (A)
programming cycle is in progress.
Both data and clock lines remain high.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
4.2
Start Data Transfer (B)
way that the SDA line is stable-low during the high
period of the acknowledge-related clock pulse. Of
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
course, setup and hold times must be taken into
account. During reads, a master must signal an end of
data to the slave by not generating an Acknowledge bit
on the last byte that has been clocked out of the slave.
4.3
Stop Data Transfer (C)
In this case, the slave (24XX01) will leave the data line
high to enable the master to generate the Stop
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(A)
(B)
(D)
(D)
(C)
(A)
SCL
SDA
Start
Condition
Address or
Acknowledge
Data
Allowed
Stop
Condition
DS21711J-page 6
Valid
to Change
? 2009 Microchip Technology Inc.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
24LC024H-I/ST IC EEPROM 2KBIT 400KHZ 8TSSOP
24LC025T-E/MC IC EEPROM 2KBIT 400KHZ 8DFN
24LC04B-E/P IC EEPROM 4KBIT 400KHZ 8DIP
24LC04BH-E/P IC EEPROM 4KBIT 400KHZ 8DIP
24LC08BH-E/P IC EEPROM 8KBIT 400KHZ 8DIP
24LC1025-E/P IC EEPROM 1MBIT 400KHZ 8DIP
24LC16BH-E/P IC EEPROM 16KBIT 400KHZ 8DIP
24LC21-I/P IC EEPROM 1KBIT 400KHZ 8DIP
相关代理商/技术参数
24LC01B-I/ST 功能描述:电可擦除可编程只读存储器 128x8 - 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
24LC01B-I/STG 功能描述:电可擦除可编程只读存储器 128x8 - 1.8V Lead Free Package RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
24LC01BIOT 制造商:Microchip Technology Inc 功能描述:
24LC01BIP 制造商:Panasonic Industrial Company 功能描述:IC
24LC01BMODULES 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K/2K I2C Serial EEPROMs in ISO Micromodules
24LC01B-MT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K/2K I 2 C ⑩ Serial EEPROMs in ISO Micromodules
24LC01BP 制造商:MICRO CHIP 功能描述:*
24LC01BSN 制造商:MICRO CHIP 功能描述:New